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We have observed single-electron charging effects in heavily doped polycrystalline silicon
nanowires at 4.2 K. Wires of approximately 20 nm by 30 nm active cross section were defined by
electron-beam lithography and thermal oxidation in standard polycrystalline silicon material. We
have measured a Coulomb staircase and periodic current oscillations with gate bias, attributed to
localized carrier confinement resulting from a statistical variation in the intergrain tunnel barriers. A
sharp change in the current oscillation period is seen and we speculate that it is due to electrostatic
screening of the gate bias by grain boundary defect states. © 1998 American Institute of Physics.
@S0003-6951~98!02534-0#The single-electron transistor ~SET! can be more com-
pact, more power efficient and less vulnerable to random
carrier fluctuations than classical complementary metal-
oxide-semiconductor ~CMOS! devices.1,2 SETs based on sili-
con are advantageous for incorporation into established
CMOS fabrication lines, and devices have been reported in
crystalline material, particularly silicon-on-insulator. These
use either lithographically defined islands3,4 or multiple-
tunnel junctions created by material/structural disorder
effects.5,6 By contrast, polycrystalline silicon has been some-
what neglected for SET applications despite a greater flex-
ibility of fabrication. Single-electron effects have been ob-
served in devices using polysilicon,7,8 but these rely on
interlayer tunnelling rather than intrinsic polysilicon proper-
ties. Strong Coulomb blockade has also been reported at
room temperature in a discontinuous ultrathin film of recrys-
tallized amorphous silicon.9 In this work, we demonstrate
Coulomb blockade in the conduction of heavily doped poly-
crystalline silicon nanowires and discuss mechanisms which
explain the characteristics. Since standard CMOS materials
are used throughout our fabrication process, a simple SET/
CMOS integration scheme is practicable.
The polycrystalline silicon material was prepared as fol-
lows. Amorphous silicon either 50 or 70 nm thick was de-
posited at 550 °C on 10-nm-thick gate-quality oxide, grown
thermally on a standard lightly doped ~p type, 5
31014 cm23) silicon substrate. The amorphous silicon was
heavily doped n type by phosphorous implantation (3
31015 cm22 at 20 kV! activated by annealing at 850 °C for
30 min. This forms polycrystalline material with a grain size
of ;20 nm, confirmed by scanning-electron microscopy. The
room temperature resistivity of the material was ;2.5
31023 V cm. Wires were defined in poly-methyl-
methacrylate electron-beam resist, and etched into the poly-
crystalline silicon using a CF4 /SiCl4 reactive-ion plasma.
Approximately 40 nm of oxide was subsequently grown in
a!Electronic mail: hal0@phy.cam.ac.uk1110003-6951/98/73(8)/1113/3/$15.00rticle is copyrighted as indicated in the article. Reuse of AIP content is sub
129.31.184.110 On: Tue,O2 at a nominal 1000 °C to passivate the chip surface and
reduce the wire cross section. Figure 1 shows a scanning
electron micrograph of a polysilicon wire before and after
oxidation; following oxidation, the active wire cross section
is approximately 20 nm by 30 nm, roughly comparable with
the mean grain size. This implies that the wire is likely to
consist of a near-one-dimensional chain of polysilicon
grains, with only one or at most a few grains in any given
cross section. The two side gates can be used to modulate the
wire potential.
The drain-source current–voltage characteristics at 4.2 K
of a wire of active width ;20 nm and thickness ;30 nm are
plotted as a function of side-gate bias in Fig. 2. The substrate
was grounded during the measurement. A clear, multiple-
step Coulomb staircase is seen, modulated periodically as the
side-gate bias varies from 20.5 to 21.26 V. The steps are
periodic for positive drain-source bias, with a period DV
'43 mV. Assuming a dominant charging island, this implies
that the sum of the island capacitances is equal to e/2DV
51.86 aF. The staircase persists up to 30 K. The central gap
in the device characteristics cannot be reduced to zero using
the side-gate voltage. The drain-source current as a function
of side-gate bias from the same device is shown in Fig. 3~a!.
The measurements were taken over a period of an hour and
the small discrepancy in current magnitude between Figs. 2
and 3~a! is probably due to a change in the distribution of
trapped charge along the wire. Strong, reproducible current
oscillations are observed; from 21.5 to 0.5 V, the oscillation
period is 230 mV, but this decreases sharply to 50 mV at
higher bias. The effective gate-island capacitances (Cg
5e/DV) are 0.7 and 3.2 aF, respectively. The two distinct
oscillation frequencies are independent of the drain-source
bias. We have seen the period change in all devices which
show Coulomb blockade, though the oscillation periods are
device dependent. The rapid switching around zero side-gate
bias can be explained by switching of an offset charge in
close proximity to the dominant charging island and is not
evident in all devices. Results from a device with 30 nm by3 © 1998 American Institute of Physicsject to the terms at: http://scitation.aip.org/termsconditions. Downloaded to IP:
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 This a ub to IP:30 nm active cross section are shown for comparison in Fig.
3~b!; the overall behavior is very similar, with a double pe-
riod of ;5 and ;1 V. It is clear that single-electron charging
effects dominate the device characteristics, though other phe-
nomena add to the behavioral complexity.
The characteristics of the polysilicon wires can be modu-
lated using the side-gate bias to a certain extent; however, it
is not possible to create a large enhancement or depletion
effect in the wire. This contrasts sharply with the behavior of
similar single-crystal nanowires, in which linear conduction,
Coulomb blockade and pinchoff can be seen in the same
device as a function of gate bias.6 Furthermore, wider wires
or those fabricated in 70-nm-thick polysilicon showed no
clear single-electron effects. The differences in electrical be-
havior between polycrystalline and crystalline silicon wires
FIG. 1. Scanning electron micrograph at 45° tilt of a nanowire SET in
50-nm-thick polysilicon ~a! before and ~b! after oxidation. The wire is 60
nm wide and 1 mm long prior to oxidation, with a wire-to-side-gate separa-
tion of 70 nm. Following oxidation, the active wire cross section is approxi-
mately 20 nm by 30 nm.
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from polysilicon grain boundaries, which will contain a high
concentration of electrically active defect states, segregated
dopants, and other impurities.10,11 Large numbers of carrier-
trapping states pin the Fermi level even for high doping
levels,12 creating a potential barrier at the grain boundary.
Pinning of the Fermi level strongly attenuates gate action in
polysilicon films13 and the defect states provide an electro-
static screening mechanism. These effects are likely in our
small-grained polysilicon, which has a large grain boundary
area per unit volume and probably a high concentration of
segregated dopants and intergrain oxygen.
At low temperature, tunnelling becomes an important
carrier transport mechanism in polysilicon. Assuming mid-
gap pinning and an activated dopant concentration ;3 – 5
31019 cm23, a classical grain-boundary depletion width of
FIG. 2. Current–voltage characteristic at 4.2 K of a polysilicon wire with an
active wire cross section of approximately 20 nm by 30 nm. Side-gate bias
interval is 40 mV, offset by 0.4 nA per curve. Arrows indicate steps in the
current–voltage staircase.
FIG. 3. ~a! Drain-source current at 4.2 K as a function of side-gate bias at a
fixed drain-source voltage of 50 mV for the polysilicon wire of Fig. 2. ~b!
Drain-source current at 4.2 K as a function of side-gate bias at a fixed
drain-source voltage of 1 mV from a second device with active cross section
approximately 30 nm by 30 nm.
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 This a;4 to 5 nm is expected. However, the average number of
dopants in a cube of side 5 nm is less than ten. Statistical
variation in dopant distribution should therefore strongly in-
fluence the width of the grain-boundary potential barrier. In a
two- or three-dimensional highly doped polysilicon film,
strong potential barriers are shorted out by low-resistance
pathways. In our near-one-dimensional wire the number of
pathways is drastically reduced and the wire’s resistance is
dominated by isolated islands, which cause the single-
electron effects we observe. The likelihood of observing
Coulomb blockade characteristics should drop off sharply
with increasing wire width or thickness, in agreement with
our observations.
We now consider the double-period oscillations in Fig.
3, which implies that the effective gate-island capacitance
changes by a factor of four to five times at a slight positive
bias and is almost invariant at other biases. Given the large
size and fixed value of gate-wire separation, such a capaci-
tance change may arise from changes in the effective inter-
action areas of the gate and the island. A change in the ef-
fective island size might be produced by a change in the
depletion width at the grain boundary, but this would cause a
large change in the tunnel resistance and hence in the wire
current, which is not seen. It is also possible that adjacent
grains begin to contribute to the effective island size; how-
ever, it should be noted that a four- to five-times increase in
the gate capacitance implies a correspondingly large change
in the effective island area. We have also considered the
possibility that an inversion layer is created in the silicon
substrate. However, our lightly doped substrate freezes out at
low temperature and it is unlikely that a sufficient potential
drop could be established.
Alternatively, the period change may be caused by dif-
ferent levels of attenuation of the side-gate potential, due to a
change in the electrostatic screening at the grain boundary
states for positive and negative applied voltage. The effect of
the side-gate bias on a charging island would be moderated
by changes in the occupancy of the grain-boundary traps,
and the oscillation period for a given side-gate bias should
reflect this. The effectiveness of the screening is directly re-
lated to the density of grain-boundary states at the Fermi
level. Since we observe a sharp reduction in the screening as
the gate bias sweeps from negative to positive bias, this im-
plies a corresponding step in the interface density of states atrticle is copyrighted as indicated in the article. Reuse of AIP content is sub
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at a grain boundary is not straightforwardly predictable,10 but
experimental evidence exists for discrete electronic levels at
silicon grain boundaries.14 In our system, in addition to a
continuum of grain boundary traps in the band gap, there
may be a narrow band of states associated with a high den-
sity of impurity species, possibly phosphorus or oxygen. If
this band consists of donor states, which are electrically neu-
tral when filled, then charge balance implies that the Fermi
level is pinned near the top of these states. This creates a step
in the density of states at the Fermi level near zero bias,
which is consistent with our observations. It is possible to
estimate a capacitance associated with the screening effect.
The reduction in the effective gate-island capacitance from
3.2 aF at positive bias to 0.7 aF at negative bias implies the
introduction of an additional screening capacitance of 0.9 aF
in series with the 3.2 aF gate-island capacitance.
In conclusion, we have characterized the electrical prop-
erties of highly doped polysilicon nanowires at low tempera-
ture. Single-electron charging effects were observed and at-
tributed to islands isolated by dopant-related fluctuations in
intergrain tunnel barriers. A double period was seen in the
drain-source current oscillations as a function of side-gate
bias. We speculate that this may be explained by electrostatic
screening effects caused by the grain-boundary defect states.
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